1. Synchronous construction reduces the delay time of a counter to the delay of: ?

all flip-flops and gates

all flip-flops and gates after a 3 count

a single gate

a single flip-flop and a gate

Answer: a single flip-flop and a gate

Explanation:


2. A BCD counter is a ________ ?

binary counter

full-modulus counter

decade counter

divide-by-10 counter

Answer: decade counter

Explanation:


3. How many different states does a 3-bit asynchronous counter have ?

2

4

8

16

Answer: 8

Explanation:


4. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required ?

None

One

Two

Fifteen

Answer: Fifteen

Explanation:


5. A 4-bit counter has a maximum modulus of ________ ?

2

6

8

16

Answer: 16

Explanation:


6. Which of the following is a type of shift register counter ?

Decade

Binary

Ring

BCD

Answer: Ring

Explanation:


7. To operate correctly, starting a ring shift counter requires: ?

clearing all the flip-flops

presetting one flip-flop and clearing all others

clearing one flip-flop and presetting all others

presetting all the flip-flops

Answer: presetting one flip-flop and clearing all others

Explanation:


8. How many flip-flops are required to construct a decade counter ?

10

8

5

4

Answer: 4

Explanation:


9. A MOD-16 ripple counter is holding the count 1001. What will the count be after 31 clock pulses ?

1000

1010

1011

1101

Answer: 1000

Explanation:


10. The primary purpose of a three-state buffer is usually: ?

to provide isolation between the input device and the data bus

to provide the sink or source current required by any device connected to its output without loading down the output device

temporary data storage

to control data flow

Answer: to provide isolation between the input device and the data bus

Explanation: