| 1. | In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________ ? | |
|
1110
|
||
|
0001
|
||
|
1100
|
||
|
1000
|
||
View Answer
Discuss in Forum
Report Question| 2. | Computers operate on data internally in a ________ format ? | |
|
tristate
|
||
|
universal
|
||
|
parallel
|
||
|
serial
|
||
| 3. | In a 6-bit Johnson counter sequence there are a total of how many states, or bit patterns ? | |
|
2
|
||
|
6
|
||
|
12
|
||
|
24
|
||
| 4. | How can parallel data be taken out of a shift register simultaneously ? | |
|
Use the Q output of the first FF
|
||
|
Use the Q output of the last FF
|
||
|
Tie all of the Q outputs together
|
||
|
Use the Q output of each FF
|
||
| 5. | To operate correctly, starting a ring shift counter requires ? | |
|
clearing all the flip-flops
|
||
|
presetting one flip-flop and clearing all others
|
||
|
clearing one flip-flop and presetting all others
|
||
|
presetting all the flip-flops
|
||
| 6. | Which is not characteristic of a shift register ? | |
|
Serial in/parallel in
|
||
|
Serial in/parallel out
|
||
|
Parallel in/serial out
|
||
|
Parallel in/parallel out
|
||
| 7. | How can parallel data be taken out of a shift register simultaneously ? | |
|
Use the Q output of the first FF
|
||
|
Use the Q output of the last FF
|
||
|
Tie all of the Q outputs together
|
||
|
Use the Q output of each FF
|
||
| 8. | What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called ? | |
|
tristate
|
||
|
end around
|
||
|
universal
|
||
|
conversion
|
||
| 9. | Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse (Right-most bit first.) ? | |
|
1100
|
||
|
0011
|
||
|
0000
|
||
|
1111
|
||
| 10. | A small circle or dot on top of an IC represents ? | |
|
Pin2
|
||
|
Pin13
|
||
|
Pin14
|
||
|
Pin1
|
||