| 1. | A flip flop is a _______ circuit ? | |
|
Combinational
|
||
|
Sequential
|
||
|
Both A and B
|
||
|
None
|
||
View Answer
Discuss in Forum
Report Question| 2. | In an SR latch built from NOR gates, which condition is not allowed ? | |
|
S=0, R=0
|
||
|
S=0, R=1
|
||
|
S=1, R=0
|
||
|
S=1, R=1
|
||
| 3. | A D-flip-flop is said to be transparent when ? | |
|
the output is LOW
|
||
|
the output is HIGH
|
||
|
the output follows clock
|
||
|
the output follow input
|
||
| 4. | How many stable state/states present in flip-flop ? | |
|
1
|
||
|
0
|
||
|
2
|
||
|
4
|
||
| 5. | A single flip-flop can be cleared (reset) to ? | |
|
1
|
||
|
0
|
||
|
Both A and B
|
||
|
None
|
||
| 6. | If J = K (J and K are shorted) in a JK flip-flop, what circuit is made ? | |
|
SR flip-flop
|
||
|
Shorted JK flip-flop
|
||
|
T flip-flop
|
||
|
K flip-flop
|
||
| 7. | A digital circuit that can store on bit is a ? | |
|
gate
|
||
|
XOR gate
|
||
|
flip-flop
|
||
|
registor
|
||
| 8. | In the toggle mode a JK flip-flop has ? | |
|
J = 0, K = 0
|
||
|
J = 1, K = 1
|
||
|
J = 0, K = 1
|
||
|
J = 1, K = 0
|
||
| 9. | The momentary change in the output/state of the flip-flops is known as ? | |
|
tri-state
|
||
|
unstable state
|
||
|
inverter
|
||
|
trigger
|
||
| 10. | The state of a flip-flop can be switched by changing its ________ signals ? | |
|
input
|
||
|
output
|
||
|
triggering
|
||
|
clearing
|
||