| 1. | In flip flop clock is present but in latch clock is ? | |
|
present always
|
||
|
absent always
|
||
|
may be present/absent
|
||
|
none
|
||
View Answer
Discuss in Forum
Report Question| 2. | The main equation for a D flip flop is ? | |
|
Q=0
|
||
|
Q=1
|
||
|
Q=D
|
||
|
Q=D'
|
||
| 3. | The switch which clears a flip-flop is know as ? | |
|
Reset
|
||
|
Clear
|
||
|
Both A and B
|
||
|
None
|
||
| 4. | Consider the following: Any combinational circuit can be built using 1. NAND gates. 2. NOR gates. 3. EX-OR gates. 4. Multiplexers. Which of these are correct ? | |
|
1, 2 and 3
|
||
|
1,3 and 4
|
||
|
2, 3 and 4
|
||
|
1, 2 and 4
|
||
| 5. | To form a half-adder, which two gate combinations are essential ? | |
|
AND and OR
|
||
|
AND and NOR
|
||
|
AND and XOR
|
||
|
AND and NOT
|
||
| 6. | The addition of two binary variables A and B results into a SUM and a CARRY output. Consider the following expressions for the SUM and CARRY outputs: 1. SUM= A.B+ A’.B’ 2. SUM= A.B’+ A’.B 3. CARRY A. B 4. CARRY = A + B Which of these expressions are correct ? | |
|
1 and 3
|
||
|
2 and 3
|
||
|
2 and 4
|
||
|
1 and 4
|
||
| 7. | In a half adder having two inputs A and B and two outputs, S and Care Sum and Carry bits respectively, the Boolean expression for S and C in terms of A and B is ? | |
|
S=A’B+AB’; C = A.B
|
||
|
S=AB+ A’B; C = A + B
|
||
|
S=A’B’ + AB; C = A + B
|
||
|
S=A’ +AB’; C = A + B
|
||
| 8. | What are the output bits S (Sum) and C (Carry) of a Half Adder having input A = 1 and B = 1 ? | |
|
S=1 ,C=1
|
||
|
S=1 ,C=0
|
||
|
S=0 ,C=1
|
||
|
S=0 ,C=0
|
||
| 9. | A full-adder can be made out of ? | |
|
two half-adders
|
||
|
two half-adders and a NOT gate
|
||
|
two half-adders and an OR gate
|
||
|
two half-adders and an AND gate
|
||
| 10. | How many flip flops are required to build a binary counter circuit to count from 0 to 1024 ? | |
|
6
|
||
|
10
|
||
|
24
|
||
|
12
|
||