| 1. | The number of status flags present in 8085 microprocessor are ? | |
|
8
|
||
|
16
|
||
|
5
|
||
|
10
|
||
View Answer
Discuss in Forum
Report Question| 2. | The number of hardware interrupts present in 8085 microprocessor are ? | |
|
5
|
||
|
8
|
||
|
16
|
||
|
10
|
||
| 3. | Identify the non-maskable interrupt from the following ? | |
|
RST 7.5
|
||
|
RST 6.5
|
||
|
RST 5.5
|
||
|
RST 4.5
|
||
| 4. | In microprocessor based system DMA refers to ? | |
|
direct memory access for microprocessor
|
||
|
direct memory access for the user
|
||
|
direct memory access for the I/O device
|
||
|
none of the above
|
||
| 5. | The interrupt facility is provided in microprocessor to ? | |
|
change the sequence of the instructions being executed
|
||
|
stop the microprocessor when desired
|
||
|
stop the microprocessor when it starts malfunctioning
|
||
|
keep a control on the working of the microprocessor
|
||
| 6. | A microprocessor differentiates between op code, data/address at any time by ? | |
|
the sequence in which memory contents are fetched by it
|
||
|
its internal registers
|
||
|
the stack pointer
|
||
|
the program counter
|
||
| 7. | Which of the following interrupt is both level and edge sensitive ? | |
|
RST 5.5
|
||
|
INTR
|
||
|
RST 7.5
|
||
|
TRAP
|
||
| 8. | Which of the following interrupt is only edge sensitive ? | |
|
RST 7.5
|
||
|
TRAP
|
||
|
RST 6.5
|
||
|
RST 5.5
|
||
| 9. | The interrupt vector address for TRAP is ? | |
|
0000H
|
||
|
0024H
|
||
|
0018H
|
||
|
002CH
|
||
| 10. | Maximum number of I/O that can be addressed by the INTEL 8085 is ? | |
|
65536
|
||
|
285
|
||
|
512
|
||
|
256
|
||